Abstract-Long HVDC cables are difficult to emulate in laboratory settings due their complex behaviour and fast transient response. This paper presents the methodology for the design and the laboratory implementation of a HVDC cable emulator with a Power Hardware in the Loop approach. The cable representation in the real time simulation is based on the Universal Line Model available in most state of the art software for electromagnetic transients analysis. The proposed cable emulation reproduces the cable dynamics up to the kHz range with present commercially available hardware. Moreover, this approach otTers a higher flexibility in adapting the cable characteristics and length compared to other existing alternatives.
I. INTRODUCTION The future integration of offshore renewable energy sources sets the HVDC transmission as the most suitable power transport solution to interconnect multiple countries over long distances, and has incomparable advantages in case of offshore applications, especially in the North Sea [1] . However, multiterminal HYDC grids are complex systems requiring the efficient and coordinated operation of many different components. Future HVDC networks will be based on voltage source converters (VSC), due to the possibility of reversing the power flow without voltage polarity reversal and independent controllability of active and reactive power. A second key element of the HYDC network is the transmission line/cable [2] , which adds fast and low transient dynamics to the grid. The modeling of the cable is pivotal to identify resonance frequencies and study the stability of the system . Recently, considerable progress has been made on the validation of simulation results for HYDC systems on scaled laboratory setups. However, a common challenge is the lack of a flexible and practical approach to reproduce accurately the dynamic effects introduced by long HVDC cables. In order to improve the 978-1-5386-5966-3/18/$31.00 ©2018lEEE fidelity of laboratory tests this paper aims to reduce the dynamics missing due to poor modeling of the line/cable on HVDC systems with an approach based on Power Hardware in the Loop (PHiL) [6] , [7] . This is done by introducing a physical implementation a single conductor model from the Universal Line Model (SC-ULM) [8] on a controlled voltage source that can represent dynamics with a relatively extended frequency bandwidth (BW). The approach used for the implementation is in the PHiL systems category. Some experimental validations of HVDC systems used equivalent II model to emulate the dynamics of the cable in scaled platforms [9] . However, this model includes fixed RL series impedance and does not accurately represent the characteristics of a cable. On the other hand a laboratory test bed with PHiL has been reported in [10] , [11] where the high voltage cables are presented with real low voltage cables: the rating of the systems is 2.5/5.0 kW and 250 Vdc. The use of a short distance and a low voltage cable in the scaled laboratory setup does not necessarily ensure that the dynamics of a high voltage cable are properly emulated. Moreover, if a controlled voltage source (CVS) with high BW is available, a PHiL approach could be more convenient than connecting very long sections of low voltage cables. Therefore, the contribution of this paper is on the PHiL application of the SC-ULM used for HVDC cables [8] , [12] , which broadly captures its frequency dependent behaviour. This paper is organized as follows: Section II describes the basic theory of line/cable models in frequency domain. Section III presents the model with difference equations used on the real-time simulator. The simulation results are shown and discussed in section III-A. Section IV describes the PHiL experimental setup configuration. Section V presents a theoretical analysis of the power hardware in the loop application of the cable model where, a, c, d are used as the fitting parameters, p is the number of poles used for the fitting of Ye(s), and n the number of poles used for the fitting of H (s ). The parameter T is the time delay introduced by the propagation function. Hence, the approximations are at the core of the model normally referred as Universal Line Model (ULM) [8] , [12] , [14] . This method is consolidated and has been implemented in many electromagnetic transient programs e.g. PSCAD, EMTP-RV. The idea behind the rational functions approximation is to develop a discrete time system for equations (1) and (2) . This approximation will be discussed in the next section. The transfer function in (5) can be split in two functions as 
H(s)
II. PHASE MODELING
The nodal current equations at the ends of the cable shown in Fig. 1 are described as a function of the frequency w by the following equations [13] .
where the sub-indices k, m represent the k and m extremes, Vx(w) and Ix(w) with x E k, m are the voltage and current at the cable ends, Y e (w) is the characteristic admittance described in (4) and the propagation function H(w) is presented in (5) .
1Without loss of generalization the identity matrix is used as I, with the proper size for the system. The model for each nodal current block interconnection is presented in Fig. 2 and it is explained in the following procedure. The application of the model (9)-(10) in a simulation software requires the difference equations to use the samples of the signals. This is possible by the application of the trapezoidal rule for numerical integration with the resulting system is presented in (11)1.
where, A R , Aereal, Aeimag are the state matrices for the real coefficients and the complex conjugated coefficients respectively. Finally, the matrices C R , Cereal, Ceimag are the output matrices for the real coefficients and the complex conjugated coefficients.
The rational functions can then be represented as a state space system taking into account the imaginary residues and poles with the form described in (9)- (10), with
where re is the number of all the real poles, and Xl, X2 E 9l eex 1 and cc is the number of pairs of complex conjugate poles.
III. CABLE MODEL WITH DIFFERENCE EQUATIONS
(1) where, ik,n is the current at terminal k at the discrete instant n, Yok,n is the discrete output current at node k of the subscripts nand n -1 represent the present and one time step delayed samples, respectively. X n , Xn-l are discrete state variables, Y is the discrete output, and u is the input. It is useful to apply the following state transformation (13) to represent the system with present and past samples.
Therefore, the final system can be written as
Yn
with the matrices a = (I -~t A)-1(1 +~t) and 1 =
(1 -~t A)-l~t B. With Y c and H in discrete form, it is possible to model the nodal equations (1)- (2). This part can be seen as an application of Kirchhoff's current law to the discrete models. Equation (1) 
where, the sub-indices for the matrices indicate the type of system, the discrete state variable of the system is Xk,n, the input is the voltage at the node at the time instants n and n -1. Moreover, the product (Ck1k+Dk)Vk,n = gkvk,n = igk,n is a current measured directly from the system under simulation and gk is an admittance. Therefore (18) is reduced to
The current ih,n taking into account the delay J (i.e. the discrete form of the delay T) is:
where, it,n is a temporary current variable that represents the output from the system (Yc(w)Vm(w) + 1 m (w)).
Finally, equation (16) can be modeled with the sampled variables: (11) (12) where, is,n is the current based on past samples of the system.
A. Cable example
The 400 kV XLPE cable described in [2] with a conductor cross section of 1800 mm 2 and 100 km length has the propagation function without delay (H o (s) in (8» shown in Fig. 3 . This frequency response is based on the rational function approximated by vector fitting. Additionally, the characteristic admittance with vector fitting is shown in Fig. 4 . The step response of a cable modeled in Simulink for the case of a voltage drop is shown in Fig. 5 . The test is performed with two voltage sources connected at the k and m sides of the cable. The source at k supplies power with a step voltage of 400.00 kV at 0.00 s, and IV. POWER HARDWARE IN THE Loop STRUCTURE the voltage source at m consumes the power at 399.08 kYo The currents at the k and m sides of the cable present a fast transient scoped in the small rectangle. This step response at the initial part of the simulation presents a 15 kA maximum current. Finally, the steady state value sets to 1 kA for the sending current ik. 
C. Experimental results

B. Stability of the one side cable emulation
The PHiL system used to emulate the cable is shown in Fig. 6 . This system forms a closed loop system with input VI and output h. Moreover, the stability requirements allow the system to operate with physical stable current. 
V1(s) F(s)e-STT ZI(S) + ZL(S)
where, h is the current at the physical circuit, VI (s) is the input voltage at the simulation circuit. The system has some communication delays between the simulator and the measure point at the physical circuit. The delay from the measurement point to the simulator is TI and from simulation to physical circuit is assumed as T2 and the sum of the delays is TT. The impedance at the simulation is Z I (s) and the physical load impedance is Zd s ). F (s) is assumed as a first order transfer function of the physical voltage source with a limit cutoff frequency at 15 kHz, due to physical attenuation effects of the CYS below the 20 kHz. Finally, the stability is studied with the Nyquist test of (26). The trajectory is shown in Fig. 9 . It is observed that the trajectory does not cross the point -1 + jO, proving the stability of the system. elements composed by F(s) and the voltage amplifier forms the CYS. Therefore, the correct behaviour of this structure must be analyzed with the stability test. This stability is analyzed in subsection Y-B.
V. DESCRIPTION OF THE PHIL STRUCTURE TO EMULATE THE CABLE IN THE LABORATORY
The complete system for PHiL emulation is described with the block model shown in Fig. 7 . The CYS has a BW of 20 kHz, four voltage amplifiers (Ampx) are used to create the output voltage Vok and V om ' Therefore, the practical implementation requires the use of the Thevenin equivalent highlighted with a dashed block for the cable model in Fig. 7 (i. e. Norton circuit model at sides k and m). The real time simulator (RT) is used to compute the output voltage based on the state space systems described above. In order to implement the full system, first some tests are necessary to take into account the delay between the RT and the CYS in the communication link. The following subsections present the simulation of the PHiL system taking into account the delays in the signals.
A. One side cable test with delay effects
This test is applied on a resistor load at side m as shown in Fig. 7 . The system takes into account the delays of the communication link and the practical implementation of the Thevenin circuit. The practical Thevenin circuit requires the series resistor split in two parts, one part is used in the real time simulator and the remaining R p is used as physical component in series with the load. This additional resistance is required to create a voltage drop between the CYS and the load in case a voltage controlled source is used to consume power. The voltage across Rp is compensated in the RT-simulation to minimize the error on V m . Figure 7 shows the dashed blue rectangle that is used in the RTsimulation. Moreover, the current measured i m is represented as current controlled source in the RT-simulation. An ideal voltage source is used to supply power to the system. Table I shows the parameters for the simulation of the PHiL with one side of the cable emulated with the CYS. The test uses an input voltage Vk reaching steady state at 400 Y. Following, at I s, an I Y step is applied. The sequence mentioned above avoids overcurrents and protects the equipment at the initialization. Three different sampling periods are used for the RTsimulator (Ts,RT) to analyze the effects of the delay introduced in the system by the communications between the RT-simulator and the CYS. The corresponding performance is shown in Fig. 8 : the tests present the ideal simulation with a sampling period of 10 f.J,s, and the effect of the three delays (between 10 and 50 f.J,s). The respectively. A comparison of the simulation voltage and the measured voltage at the receiving side of the cable for this test is shown in Fig. 10 . it is important to remark that the oscillation of the transient of the cable for a step change is preserved.
VI. CONCLUSIONS
Emulating the behaviour of long HYDC cables in a laboratory setting is quite challenging due to the inherent difficulties associated to their fast transient and their complex dynamics. This paper presented a Power Hardware in the Loop approach for emulating a dc cable where a Universal Line Model of the cable is simulated in real time. The paper presented first a stability assessment and an analysis of the impact of critical parameters as the time step of the real time simulation on the response of the PHiL configuration. This proves that the behaviour of a cable can be reproduced with sufficient accuracy with time steps in the range of a few tens of microseconds. An experimental demonstration with a controlled voltage source of 200 kVA with 20 kHz bandwidth combined with an OPAL-RT platform is then presented proving the validity and the feasibility of the proposed approach. Future work will be focused on reducing signal noise and extending the approach to a two sided cable model.
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